ATTORNEY DOCKET NO. 1107-CA (formerly Docket No. 50246-171)

PATENT SERIAL NO. 09/695,704

5

IN THE DRAWINGS


The attached sheets of drawings include changes to Figures 1.2A, 1.2B, 1.2C, 1.4, 1.5A, 1.5B, 1.6A and 1.6B. The revisions delete reference numerals not mentioned in the written description. Additionally, in Figure 1.2A, reference numeral "110" and a dashed box have been added to conform Figures 1.1 and 1.2A, and the associated written description. In Figures 1.5A and 1.5B, the title has been deleted. The legend "Prior Art" has been added to Figures 1.2C and 1.4.


The Applicants also note that formal drawings, numbered sheets 1/24- 24/24 have been provided to replace the informal drawings.

Attachment:

Replacement Sheets 1/24-24/24

Annotated Sheets Showing Changes













Fig. 1.2C (Prior Art)







































Fig. 1.2C (Prior Art)


+

































VIN = CONSTANT

 $VOUT > V_{\chi}$

VOLTAGE VOUT




Fig. 2.2

+

VIN = CONSTANT

 $VOUT < V_{\chi}$

VOLTAGE VOUT






Fig. 2.3







+






TABLE 2: ENCODING SCHEME PROPOSED

Fig. 3.2 (PRIOR ART)

| A _{i+1} | Ai | Operation | |
|------------------|----|--------------------------|--|
| 0 | 0 | $R_i = R_{i-1}/4$ | |
| 0 | 1 | $R_i = (R_{i-1} + B)/4$ | |
| 1 | 0 | $R_i = (R_{i-1} + 2B)/4$ | |
| 1 | 1 | $R_i = (R_{i-1} + 3B)/4$ | |

TABLE 3: CARRY PROPAGATE ENCODING SCHEME


| TABLE 3. CARRET ROTAGATE ENCODING SCHEWE | | | | | |
|--|------------------|----|---------------------------|------------------|--|
| C _{in} | A _{i+1} | Αį | Operation | C _{out} | |
| 0 | 0 | 0 | $R_{i} = R_{i-1}/4$ | 0 | |
| 0 | 0 | 1 | $R_{i} = (R_{i-1} + B)/4$ | 0 | |
| 0 | 1 | 0 | $R_i = (R_{i-1} + 2B)/4$ | 0 | |
| 0 | 1 | 1 | $R_{i} = (R_{i-1} - B)/4$ | 1 | |
| 1 | 0 | 0 | $R_i = (R_{i-1} + B)/4$ | 0 | |
| 1 | 0 | 1 | $R_i = (R_{i-1} + 2B)/4$ | 0 | |
| 1 | 1 | 0 | $R_{i} = (R_{i-1} - B)/4$ | 0 | |
| 1 | 1 | 1 | $R_{i} = (R_{i-1})/4$ | 1 | |

Fig. 3.3 (PRIOR ART)

+


EXAMPLE 1

Fig. 3.4




EXAMPLE 2

Fig. 3.5







AXEL THOMSEN ET AL. 1107-CA



17/24

| D7(MS | B) D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-------|-------|-----|-----|-----|------|------|------|
| 0 | ARA | CS1 | CS0 | R/W | RSB2 | RSB1 | RSB0 |

| ВІТ | NAME | VALUE | FUNCTION |
|-------------|------------------------------------|---|---|
| D ,7 | COMMAND BIT, C | 0 | MUST BE LOGIC 0 FOR THESE COMMANDS. THESE COMMANDS ARE INVALID IF THIS BIT IS LOGIC 1. |
| D6 | ACCESS REGISTERS AS ARRAYS, ARA | 0 1 | IGNORE THIS FUNCTION. ACCESS THE RESPECTIVE REGISTERS, OFFSET, GAIN, OR CHANNEL-SETUP, AS AN ARRAY OF REGISTERS. THE PARTICULAR REGISTERS ACCESSED ARE DETERMINED BY THE RS BITS. THE REGISTERS ARE ACCESSED MSB FIRST WITH PHYSICAL CHANNEL 0 ACCESSED FIRST FOLLOWED BY PHYSICAL CHANNEL 1 NEXT AND SO FORTH. |
| D5-D4 | CHANNEL SELECT BITS, CS1-CS0 | 00 01 10 11 | CS1-CS0 PROVIDE THE ADDRESS OF ONE OF THE TWO (FOUR FOR CS5533/34) PHYSICAL INPUT CHANNELS. THESE BITS ARE ALSO USED TO ACCESS THE CALIBRATION REGISTERS ASSOCIATED WITH THE RESPECTIVE PHYSICAL INPUT CHANNEL. NOTE THAT THESE BITS ARE IGNORED WHEN READING DATA REGISTER. |
| D3 | READ/WRITE, R/W | 0 1 | WRITE TO SELECTED REGISTER. READ FROM SELECTED REGISTER. |
| D2-D0 | REGISTER SELECT BIT, RSB3-RSB0 | 000 001 010 011 100 101 110 | RESERVED OFFSET REGISTER GAIN REGISTER CONFIGURATION REGISTER CONVERSION DATA REGISTER (READ ONLY) CHANNEL-SETUP REGISTERS RESERVED RESERVED |

Fig. 4.2

-|-



RECEIVED

+

AUG 2 0 2003


Technology Center 2100

| | | | | | up Jus Gister | Ri |
|------------|---------------|----------------|---|--|---|---|
| | | | These commands are invalid if this bit is logic 0. Must be logic 1 for these commands. | IVERSIONS. JSLY. | These bits are used as pointers to the channel-Setup Registers. Either a single conversion or continuous Conversions are performed on the channel setup register Pointed to by these bits. | Techi |
| D0 | 000 | | THESE COMMANDS ARE INVALID IF THIS BIT MUST BE LOGIC 1 FOR THESE COMMANDS. | Perform fully settled single conversions. Perform conversions continuously. | AS POINTERS TC SINGLE CONVER RFORMED ON THI E BITS. | ON TION DN DN ATION ATION |
| 10 | CC1 | | MANDS A | JLLY SETTL ONVERSIC | ARE USED EITHER A S NS ARE PER BY THESE | ONVERSIC CALIBRATIC ALIBRATIC SET CALIB N CLAIBR |
| D2 | CC2 | VALUE FUNCTION | HESE COM MUST BE LC | ERFORM FL ERFORM C | THESE BITS ARE USED AS PC REGISTERS. EITHER A SINGL CONVERSIONS ARE PERFORM POINTED TO BY THESE BITS. | NORMAL CONVERSION SELF-OFFSET CALIBRATION SELF-GAIN CALIBRATION RESERVED SYSTEM-OFFSET CALIBRATION SYSTEM-GAIN CLAIBRATION RESERVED |
| D3 | CSRPO | VALUE | 0- | 0 - | R | 000 001 001 011 001 011 011 011 011 |
| D4 | CSRP2 CSRP1 | | | ИС | EGISTER (P | .IBRATI |
| D5 | CSRP2 | Л Е | ND BIT, C | MULTIPLE CONVERSIONS, MC | D5-D3 CHANNEL-SETUP REGISTER POINTER BITS, CSRP | D2-D0 CONVERSION/CALIBRATI ON BITS, CC2-CC0 |
| 3) D6 | MC | NAME | COMMAND | MULTIPL | Channe Pointer | CONVER ON BITS, |
| D7(MSB) D6 | _ | BIT | D7 | 90 | D5-D3 | D2-D0 |

Fig. 4.3


AXEL THOMSEN ET AL. 1107-CA





+





+






Fig. 4.6






Fig. 5.1



+

